Design Space Exploration for NoC-Style Bus Networks
نویسندگان
چکیده
منابع مشابه
ABC Based Multi-Objective Approach for NoC Design Space Exploration
Network-on-Chip (NoC) has recently emerged as an efficient communication solution for the System-on-Chip (SoC) design. Design space exploration and performance evaluation are the most essential task in NoC design. In this paper, an ABC based design space exploration framework for the NoC design is proposed. The objective of the design space exploration is to minimize the total energy consumptio...
متن کاملAutomated Bus Design Space Exploration for Multiprocessor SoC
The performance of a system, especially a multiprocessor system, heavily depends upon the efficiency of its bus architecture. This paper presents a methodology to generate a custom bus system for a multiprocessor System-on-a-Chip (SoC). Our bus synthesis tool (BusSyn) uses this methodology to generate five different bus systems as evaluate the performance of each bus system in the context of tw...
متن کاملHigh Level Design Space Exploration of Shared Bus Communication Architectures
System-on-Chip (SoC) designs are increasingly becoming more complex. Efficient on-chip communication architectures are critical for achieving desired performance in these systems. System designers typically use Bus Cycle Accurate (BCA) models written in high level languages such as C/C++ to explore the communication design space. These models capture all of the bus signals and strictly maintain...
متن کاملPNoC - Design and Preliminary Evaluation of a Parameterizable NoC for MCSoC Generation and Design Space Exploration
Current Multicore Systems-On-Chip (MCSoC) execute applications that need highly parallel processing. Networks-On-Chip (NoC) largely alleviate the limitations of bus-based solutions. NoCs can have regular or ad hoc topologies, and functional validation is essential to estimate their correctness and performance. In this paper, we present a flexible emulation environment implemented on an FPGA tha...
متن کاملThroughput Driven Unidirectional Bus Design for NoC Applications
At the physical layer of Network-on-Chip (NoC) implementations, blocks and switches are already assigned and inter block connections have to be planned. Most of the inter block connections will consist of a large number of long parallel wires. Such wires usually have significant resistance and (coupling as well as self) capacitance. As such, these wires may severely limit the achievable perform...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ETRI Journal
سال: 2016
ISSN: 1225-6463
DOI: 10.4218/etrij.16.0116.0037